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Abstract
Single nanowire transistors employing three separately controlled electrostatic gates
were fabricated to investigate band gap modulation in InAs-GaSb heterostructures.
The aim is to show hybridization between electron and hole states over the hetero-
junction. Electric and thermoelectric characterization at low temperatures suggests
that transport can be tuned from electrons in InAs to holes GaSb and that the rel-
ative band alignment can be altered from an inverted to a small effective gap. The
band gap modulation is speculated to be caused by quantum confinement induced
by the gates.
Acronyms & abbreviations
ALD Atomic layer deposition
CMOS Complementary metal-oxide-semiconductor
EBL Electron beam lithography
EDS Energy-dispersive X-ray spectroscopy
FIB Focused ion beam
GaSb Gallium antimonide
GPIB General Purpose Interface Bus
HCl Hydrochloric acid
InAs Indium arsenide
IPA Isopropyl alcohol
LNL Lund Nano Lab
MOVPE Metal organic vapor phase epitaxy
MOSFET Metal oxide semiconductor field effect transistor
MIBK Methyl isobutyl ketone
SEM Scanning electron microscope
TFET Tunnel field effect transistor
WZ Wurtzite
ZB Zincblende
EF Fermi level
gm Transconductance
κ Dielectric constant
µ Carrier mobility
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Chapter 1
Introduction
Semiconductors are seminal in the study and application of electronic transport. The
main advantage over other materials is the ability to tune their conductivity. This
ability, in conjunction with improved fabrication techniques, enabled the microelec-
tronics revolution seen in the last decades. The most successful semiconductor to
date is silicon (Si), which rose to prominence because it is readily available on earth
and has satisfactory properties for manufacture of integrated circuits (IC). There are
semiconductors with better electrical properties, but development of these has tra-
ditionally been overshadowed by Si. However, recent developments has shown that
Si is reaching its physical limits in terms of applications in IC. This has prompted a
shift in research towards alternative materials.
A family of semiconductors that are considered to replace Si are the III-V’s. III-
V’s are compound semiconductors that combine elements from group III and V in the
periodic table. Two III-V’s that are of interest due to their high carrier mobilities are
indium arsenide (InAs) and gallium antimonide (GaSb). The two are additionally
interesting as their heterostructure exhibit a broken band alignment in bulk, the
valence band of GaSb lies above the conduction band of InAs [1, 2].
The broken band alignment can be altered by quantum confinement. Quantum
confinement refers to the discretization of energy levels in a system as it becomes
confined in one or more dimensions. Especially, the ground state is lifted in energy
by the confinement. It has been shown that the lowest subband of electrons in the
InAs conduction band can be lifted above the highest hole subband in the GaSb for
a sufficiently confined system [2, 3]. The result is a small band gap, referred to as
an effective or virtual band gap.
The broken band alignment creates a platform for potentially interesting physics.
Band bending close to the interface as a result of charge transfer creates electron and
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hole gases on either side of the junction. The accumulation of respective carrier type
on either side of the junction leads to hybridization of electron and hole states [4].
The magnitude of the hybridization can be tuned with electrical gates by shifting
the relative positions of the bands in respective material [5]. This effect has has been
shown in 2D InAs/GaSb double quantum well systems [5, 6]. In this work we hope
to show that it is possible in nanowire systems.
Nanowires are 1D structures with a high aspect ratio between diameter and
length; the diameter is normally tens of nanometers and the length up to a few
micrometers [7]. Wires with the InAs-GaSb material system were first synthesized
by Ek et al. [8] in 2011 and has since been used to fabricate single nanowire CMOS
inverters, TFETs and coupled quantum dot systems [9–11]. Of special interest for
this thesis is the investigation into ambipolar transport in InAs/GaSb core/shell
wires by Ganjipour et al. [3]. It was found that the contributions to transport could
be modulated between electrons in the InAs to holes in the GaSb with the use of a
gate.
Two types of InAs-GaSb nanowires were used in this thesis work. First, a wire
with an outer layer of InAs and an inner core of GaSb was utilized. This configuration
is commonly known as core/shell and has been used extensively to form nanowire
heterojunctions [12, 13]. The second type of wire is a more novel system, where the
two materials are side by side. The wire is fabricated by growing GaSb on the side
of an InAs wire and is therefore called side-growth.
Devices were fabricated to characterize the wires. A device in its simplest form
is a wire contacted by metal electrodes. In this work three gates are added to the
basic structure. The electrostatic control over the wire given by the gates enable us
to alter the band structure of the system. Additionally, a heater is added to per-
form thermoelectric measurements that gives information about the majority charge
carriers within the wire.
The results show that there is formation and modulation of an effective band
gap, and it that can be tuned by the gates. Whether the origin of this band gap is
from confinement effects or a consequence of simple electrostatics is not concluded.
Thermoelectric measurements show that it is possible to tune the majority carrier
type within the wire. In addition, thermoelectric measurements are shown to give a
strong signal where the electrical response is weak.
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Chapter 2
Theory
This chapter provides background to relevant topics for the thesis and a theoretical
framework from which the data is analysed.
2.1 InAs, GaSb & their heterostructure
Interest in III-V compounds for electronics has increased in recent years as it has
become apparent that the traditional scaling of silicon transistors is approaching
its physical limits [14]. One advantage of III-V’s is their improved carrier mobility
compared to Si. Two different compound semiconductors that are of interest in this
regard are InAs and GaSb.
InAs is a low band gap (0.36 eV at 300 K) semiconductor that is commonly used
in infrared detectors and diode lasers [2]. The material has especially high electron
mobility [15] and has been used in HEMTs and CMOS devices with promising results
[16, 17].
GaSb has a band gap in the near infra red (0.725 eV at 300 K) and is used in opto-
electronics and communication technologies [18]. GaSb has the highest hole mobility
among the III-V’s, which makes it a candidate for p-material in CMOS technology
[19, 20]. In addition, both semiconductors considered here have a lattice constant of
about 6.1 A which makes them suitable for combination into a heterostructure [2].
2.1.1 Heterostructure
A heterostructure is two semiconductors grown into the same crystal lattice. The
transition between the semiconductors is abrupt, it can be down to the thickness of
one atomic layer. The quality of the transition depends on the the lattice parameter
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of the two semiconductors, they should be nearly lattice matched in order to avoid
strain and defect formation [21].
Figure 2.1: Three possible scenarios of
band alignment in a heterostructure. a)
c) Band structure of InAs/GaSb inter-
face. The lowest subband of the InAs
conduction band lies about 150 meV
below the highest hole subband of the
GaSb valence band. d) Band bend-
ing near InAs/GaSb interface at equilib-
rium.
If the junction is defect free, a band di-
agram can be constructed of the interface
from bulk band values. There are three
possible types of band alignment in a het-
erostructure, as illustrated in Fig.2.1 a)-
c). In type I, the bands of one semicon-
ductor straddles the bands of the other.
In type II, the bands form a step function
where the conduction and valence bands
of one material lies below the respective
band of the other. In type III, the conduc-
tion band of one semiconductor lies below
the valence band of the other. Type III is
sometimes referred to as broken band gap.
A heterostructure of InAs and GaSb
has a type III broken band alignment with
the bottom of the InAs conduction band
150 meV below the top of the GaSb va-
lence band, as illustrated in Fig.2.1 c) [1,
2]. The band bending near the interface
is a result of charge transfer and leads to
the formation of electron and hole gases
on either side of the junction.
The broken band alignment of InAs
and GaSb can be altered with quantum
confinement [2]. Normally the lowest sub-
band in the InAs conduction band lies be-
low the highest hole subband of the GaSb.
A decrease of InAs thickness in the dimen-
sion perpendicular to the junction will in-
duce quantization and lift the lowest subband in energy. Eventually the lowest energy
in the InAs conduction band will be higher than the valence band of GaSb. The result
is a transition to a type II heterojunction with a small band gap.
The exotic features of the InAs-GaSb heterostructure has garnered interest in
both application and fundamental physics. The broken band alignment has been
utilized in tunnel field effect transistors (TFETs) and the small band gap in con-
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fined systems is of interest in low energy optical applications such as far infrared
detectors and emitters [2, 10]. On the fundamental side, the interaction of the spa-
tially separated carriers has shown to open a hybridization gap in systems where the
conduction band of InAs lies close in energy to the valence band of GaSb [22]. In
addition, the system has shown large spin-orbit splitting which makes it interesting
for applications in spintronics [23].
2.2 Field effect
The field effect describes the ability to influence charge in a conductor via an external
electric field. It allows real time manipulation of the conductance in a semiconductor.
In the most common type of transistor, the effect is utilized through a metal-oxide-
semiconductor (MOS) structure, where the metal is commonly referred to as gate.
An illustration of a MOS is seen in Fig.2.2, where a metal is separated from an
n-doped semiconductor by an insulator, usually an oxide. An n-doped semiconductor
has an excess of electrons, however the following explanations are equally valid for
p-doped semiconductors with holes as majority carriers.
Figure 2.2: Effect on band structure and carrier concentration in an n-doped semi-
conductor by an external electric field. The dashed line indicates Fermi level at
thermal equilibrium. a) Accumulation: a positive gate bias draws electrons towards
the semiconductor-insulator interface. b) Depletion: A negative gate bias pushes
electrons from the interface and creates a depletion region. c) Inversion: A suffi-
ciently large negative bias draws holes towards the interface. In the region close to
the insulator the n-doped semiconductor has inverted its type of majority carriers.
Image redrawn from Ref.[24]
The operation of a MOS can be described by three distinct regimes, accumulation,
depletion and inversion. In accumulation, electrons (holes) in the semiconductor are
drawn to the insulator interface by a positive (negative) bias applied to the gate
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metal. Depletion occurs when a small negative (positive) gate bias pushes the elec-
trons (holes) away from the interface, creating a depletion region. Inversion is reached
when the gate bias is sufficiently negative (positive) to attract holes (electrons) to
the insulator interface [24, p.163].
Figure 2.3: Transistor with a
back gate and a qualitative il-
lustration of the corresponding
band structure. The gate con-
trols whether or not current can
flow through the thin semiconduc-
tor. The electrodes contacting
the semiconductor are known as
source and drain. Vsd is the po-
tential between them. Vg is the
voltage applied to the gate metal.
One way to implement the MOS structure in
a transistor is shown in Fig.2.3. A thin semi-
conductor lies on an oxide which is covered with
metal on the back. Two electrodes connect to
either side of the semiconductor and a bias (Vsd)
has been applied between them. The conduct-
ing state of the semiconductor is then determined
by the back gate voltage (Vg). In accumulation,
charge carriers are able to traverse the semicon-
ductor as a high concentration of carriers located
towards the insulator interface creates a channel
for transport. In depletion, less carriers are avail-
able for charge transport and the current drops.
Current can be completely cut off if the semicon-
ductor is thin enough. As inversion sets in there
are again carriers available for transport.
The currents dependency on gate bias gives
insight into the band structure of the semicon-
ductor. In a connected system, the gate shifts
the bands relative to the chemical potential set
by the electrodes, as seen in the lower part of
Fig.2.3. The gate can thus be used to tune which
states are available for transport at any given
time.
An important aspect of devices employing the
field effect is the insulator. The insulator pre-
vents charge transfer between semiconductor and metal, effectively forming a ca-
pacitor. The performance of the capacitor depends on its area (A) as well as the
insulator’s thickness (t) and relative dielectric constant (κ). For a parallel plate
capacitor these are related through
C =
κ0A
t
(2.1)
where 0 is the permittivity of free space. It is evident from the equation that a
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larger κ results in a higher capacitance. A higher capacitance is advantageous for a
gate as a higher concentration of carriers can be induced in the semiconductor for a
given gate bias.
2.3 Thermoelectric effect
Figure 2.4: A thermocouple with an n-type semi-
conductor (light red) connected to a p-type semi-
conductor (light green) via a metal. a) Heat at
the top connector drives carriers towards the colder
end, producing an electrostatic potential. b) An
applied electrostatic potential drives carriers to-
wards the lower contacts, transporting heat away
from the top contact.
The thermoelectric effect is the
conversion between thermal and
electrical energy. The circuit in
Fig.2.4 is known as a thermo-
couple and it is the basic build-
ing block of thermoelectric de-
vices [25, p.2]. The thermo-
couple depicted here consists of
an n-doped semiconductor con-
nected by metal to a p-doped
semiconductor. In Fig.2.4 a),
heat applied to the top contact
creates a temperature gradient
in the semiconductors. Free car-
riers diffuse towards the colder
end in respective semiconduc-
tor. The charge movement pro-
duces an electrostatic poten-
tial called thermovoltage (VTh).
This phenomenon is known as
the Seebeck effect and is quan-
tified by the Seebeck coefficient
α. The coefficient is defined in Eq.2.2, where ∆T is the temperature difference over
the material
α = −VTh
∆T
(2.2)
The thermocouple can also be used in refrigeration mode, as depicted in Fig.2.4
b). An applied voltage drives carriers away from the top contact. The charge carriers
transport heat towards the bottom which actively cools the top contact. The heat
exchange at a material junction as a result from an electrostatic potential difference
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is known as the Peltier effect. The rate of heat exchanged at each material junction
is
Q˙ = Π · I (2.3)
where Π is the Peltier coefficient. The Peltier and Seebeck coefficients are related
through the absolute temperature T , described by the Kelvin relationship
Π = α · T (2.4)
which can be derived from the Onsager relations and is valid for isotropic ma-
terials [26]. Technology based on thermoelectric effects with semiconductors have
gained interest due to their potential for scaling and lack of moving parts. Some ap-
plications considered are energy harvesting from heat sources (Seebeck) and active
cooling in microprocessors (Peltier) [27].
For the considerations of this thesis, the thermoelectric effects will be utilized to
determine the majority carrier type in a semiconductor under varying conditions.
How the carrier type can be deduced is explained in the following derivation of the
Peltier coefficient. The derivation borrows heavily from the book by Kittel [21].
Let an electric field (E ) drive a current density (jp) through a semiconductor
at a constant temperature. If only contributions from drift current of electrons are
considered, the current density is given by
jp = neµeE (2.5)
where n is the electron density, e the elementary charge (positive) and µe the
electron mobility. If the Fermi level is denoted by Ef and the conduction band edge
by Ec, the average energy carried by an electron is (Ec − Ef ) + 32kBT . The energy
flux (jU) from the drift current is then
jU = n(Ec − Ef + 3
2
kBT )(−µe)E (2.6)
The Peltier coefficient can then be restated in forms of jp and jU to be
Πe =
jU
jp
= −(Ec − Ef + 3
2
kBT )/e (2.7)
for electrons. It is negative since the energy moves in the opposite direction to
the current. In this restatement Π is the energy carried per unit charge, which is
equivalent to the definition in Eq.2.3. For holes a similar derivation gives
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jq = peµhE ; jU = p(Ef − Ev + 3
2
kBT )µhE (2.8)
⇒Πh = (Ef − Ev + 3
2
kBT )/e (2.9)
where the coefficient is positive. The sign of Π is thus connected to the type of
majority carrier in the semiconductor. Π and α are connected by Eq.2.4, which can
be rewritten into
Π = −VTh
∆T
· T (2.10)
by insertion of Eq.2.2. The majority carrier type can thus be deduced by mea-
suring the thermovoltage produced from a thermal gradient. A positive voltage
corresponds to electrons and negative to holes.
The thermovoltage can be detected by how it effects the current. If V is an
applied bias and G the electrical conductivity of a material, the total current I is
given by [28]
I = GV +Gα ·∆T (2.11)
where α ·∆T = −VTh by eq.2.2. At zero current it is evident that V |I=0 = VTh.
This enables a direct measurement of the thermovoltage. In addition, it is custom to
define G · α = GT , where GT is thermal conductance in analogy with the electrical
conductance. The Seebeck coefficient can then be restated as
α =
GT
G
(2.12)
For most systems α is a compound coefficient that has several contributions [25,
p.42]. Consider intrinsic semiconductors or heterostructures where both electrons
and holes with different α contribute significantly to the transport. The total current
is then a sum of the constituent parts
I = Ie + Ih = Ge(V + αe ·∆T ) +Gh(V + αh ·∆T )
⇒ I = V (Ge +Gh) + ∆T (Geαe +Ghαh) (2.13)
where the subscript e denotes electrons and h holes. As before we have for the
zero current that V |I=0 = VTh, which leads to
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Geαe +Ghαh
Ge +Gh
=
−VTh
∆T
= α (2.14)
The result is a combined Seebeck coefficient for the system that depends on the
individual coefficients as well as the electrical conductivity of each carrier type.
The Seebeck and electrical conductivity are fundamentally related through eq.2.12.
However, for the considerations of this thesis it is useful to explicitly relate the See-
beck coefficient to and external gate bias Vg and the electrical conductance. This can
be derived from Mott’s formula [29] in the diffusion limited transport regime [28]
α = −pi
2
3
k2BT
eG
dG(E)
dE
∣∣∣
EF
(2.15)
where G(E) is the conductance of carriers with energy E. For low temperatures,
the carrier energy is generally considered to be proportional to Vg [30, 31] so that
α ∝ − 1
G
dG(Vg)
dVg
(2.16)
where the derivate with respect to an increase in Vg will generally be negative for
holes and positive for electrons.
10
Chapter 3
Components
3.1 Devices
Three types of devices were fabricated for this thesis. Common among all devices is
the single nanowire lying on a 200 nm thick SiO2 layer that sits on a degenerately
doped Si substrate. The substrate and oxide layer forms a large gate structure that
will be referred to as back gate throughout the rest of the chapter.
The first type of device is seen in Fig.3.1, where a nanowire is connected by two
electrodes on either end with two side gates perpendicular to the wire axis. The
two side gates are positioned 100-150 nm from the wire edge. In this configuration,
the side and back gates do not have the same electrostatic control over the wire.
The insulator for the back gate is SiO2 with a dielectric constant of 3.9, whereas the
insulator for the side gates is air (or vacuum), with a dielectric constant of 1. In
addition, the back gate is larger in area than the two side gates. Thus, at comparable
distances, the back gate has better control over the conductance in the wire than the
side gates.
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Figure 3.1: Single nanowire device with a three gate design. The nanowire is con-
tacted by two Ni/Au contacts on either end. The two Ni/Au electrodes perpendicular
to the wire axis are side gates. The degenerately doped Si substrate and 200 nm
SiO2 forms a large back gate.
The second type of device is for thermoelectric measurements. The device layout
is seen in Fig.3.2, where a metal strip has been added on top of a HfO2 layer to
form a resistive heater. The hafnium oxide is necessary to electrically separate the
heater from the other contacts. The heater is thinner than the other electrodes to
increase its resistance, so that it produces more heat for a given current through
joule heating. Heating on one side forms a temperature gradient over the wire. The
temperature gradient produces a thermovoltage from which the majority carriers in
the wire can be deduced, as explained in chapter 2.3.
Figure 3.2: Single nanowire device with three gates and a resistive heater for ther-
moelectric measurements.
The third type of device is for four point measurements used to determine resis-
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tivity and contact resistance. The device consists of a nanowire connected by four
Ni/Au contacts, as seen in Fig.3.3. An applied bias between the outer electrodes
produces a current in the wire. The current is measured simultaneously with the
potential drop over the inner electrodes. From the data the resistance of the wire
can be calculated and the contact resistance of the electrodes deduced.
Figure 3.3: Nanowire device with four contacts used to determine wire resistivity
and contact resistance
3.2 Nanowires
The nanowires used in this thesis were grown with metal organic vapor phase epitaxy
(MOVPE). The growth process starts with deposition of Au aerosol particles on a
semiconductor substrate. The substrate is placed in a MOVPE chamber at elevated
temperatures which liquefies the Au. Metal organic precursors of the desired materi-
als are introduced into the chamber via carrier gases. Part of the precursors dissolve
into the gold particles. The gold particles become saturated with material and pre-
cipitate atoms into the most energetically favorable binding site, usually the dangling
bonds of previously deposited atoms [13]. The process continues until the material
supply is cut off. Variation of temperature, precursors and ratio between materials
enables control over crystal structure and wire composition [32]. The control makes
is possible to realize nanowire heterostructures.
Nanowire heterostructures have an advantage over planar geometries. Strain and
strain induced defects from lattice parameter mismatch relaxes radially to the sur-
face, reducing the extent of defect propagation [33]. The relaxation feature enables
sharp transitions between semiconductors with high interface quality [34]. These fea-
tures has been utilized in III-V heterostructure nanowires to fabricate single electron
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transistors, resonant tunneling diodes and quantum dot LEDs [35–37].
In total, three types of wires were utilized in the thesis. Homogeneous InAs wires
with a zinc blende crystal structure were used in four point measurements and as a
reference in thermoelectric measurements. The wires had a diameter of 70 nm and
a length up 4µm.
GaSb/InAs core/shell wires were used in three-gate measurements. Core/shell
wires have a radial heterojunction that runs along the length of the wire, as seen in
Fig.3.4 a). These wires have a stem of GaAs which is used as a nucleation point for
GaSb growth [38]. The overgrown InAs shell is established after GaSb growth has
been terminated. The shell is around 10nm thick and carries over the zincblende
crystal structure from the core.
Figure 3.4: Representations of wires used in thesis. a) SEM image of a core/shell
wire with lengthwise and cross section schematics. b) SEM image of a side-growth
wire with schematics. c)TEM and EDS mappings of side-growth wires.
The final material system is parallel wurtzite InAs and GaSb nanowires, seen in
Fig.3.4 b) and c). The parallel system is realized by growth of a InAs wire followed
by GaSb incorporation. In b) the gold seed particle can be seen close to the bottom
of the wire, it has crept along a side facet of InAs while precipitating GaSb. The
curvature of the wire is believed to be from a small lattice parameter mismatch
between the materials. The direction of curvature is consistent with a larger lattice
constant in the GaSb. TEM images (in c)) show stacks of atomic rows with a WZ
crystal structure. The EDS map taken across a wire reveals that there is a small
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GaSb signal outside of the InAs, this indicates that there is a thin GaSb shell that
surrounds the whole wire.
WZ GaSb had not been synthesized until recently (2017), when it was shown
that it could be grown on WZ InAs [39, Paper III]. Much of the physical nature of
the material is still unknown. Band structure calculations have suggested that WZ
GaSb has a different band alignment than its ZB counterpart. Most calculations
show a decrease in band gap with a type I band alignment relative to ZB [40, 41],
while some have suggested an increase with a type II alignment [42]. Recent results
indicates that the WZ form has higher hole conductance than ZB, which supports
the decreased band gap theory [39, Paper III].
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Chapter 4
Methodology
This chapter describes the fabrication process of nanowire devices and how the mea-
surements were carried out. The processing was performed at Lund Nano Lab (LNL).
LNL is a clean room (ISO 5) facility dedicated to fabrication of nanostructures lo-
cated in the solid state department of Lund University.
4.1 Fabrication of devices
Fabrication of features on the nanoscale requires high precision tools and a clean
environment. This is especially true when fabricating electrical devices; an unwanted
particle in the wrong location during processing might lead to electrical failure in
the finished device. In order to increase the yield and quality, it is standard in the
semiconductor industry and research to work in a cleanroom. A cleanroom is an
enclosed environment where the air flow is controlled and continuously filtered to
minimize the number of particles present. The devices made for this thesis were
fabricated in LNL, a cleanroom housed and managed by the solid state physics
division at the Physics Department of Lund University.
There are generally two regimes considered in nanofabrication, bottom up and
top down fabrication. Bottom up refers to techniques that generate structures by
addition of material in desired locations, such as nanowire growth. The top down
method works by addition of bulk material, parts of which are then selectively re-
moved to obtain the desired features.
The electrical contacts for the devices fabricated in this thesis were formed via
a top down method. The method is known as lift off and the process is illustrated
in Fig.4.1. In a), an electron sensitive resist deposited on the sample surface is
exposed with electron beam lithography (EBL). In the figure the resist is positive;
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the exposed areas become more soluble. Once electrons has entered the resist they
tend to scatter forward until they hit the substrate and backscatter into the resist
again or loose all energy [43, p.220]. The forward scattered electrons produces a
wider area of exposure further down in the resist. Normally this feature is unwanted
as it limits the resolution that can be achieved in EBL. However, in this case it is
advantageous as it creates an undercut that is vital further on in the process.
The resist is developed and the exposed areas (positive resist) are removed. Some
resist particles are often left on the substrate surface. Such particles are ashed away
with an oxygen plasma. The resist is usually an organic polymer which reacts actively
with oxygen ions. A blanket metal layer is then deposited via a directional deposition
method. The height and undercut of the resist, together with the directionality of
deposition, creates discontinuities in the metal layer, as seen in Fig.4.1 c). The
discontinuities expose areas of resist that can be attacked by the final solvent. As
the resist is removed, it takes the unwanted metal with it (see d)).
Figure 4.1: An illustration of the lift off process used to establish metallic contacts.
a) A pattern is transferred into electron sensitive resist with electron beam lithogra-
phy. b) The resist is developed and residues are removed by ashing with an oxygen
plasma. c) A blanket metal layer is deposited. d) The remaining resist is dissolved
in a solvent and removed, carrying the unwanted metal with it.
The lift-off method was used to realize the three device designs presented in
chapter 3.1. The devices were fabricated on chips with pre-defined patterns, one of
which is seen in Fig.4.2. Along the center line of the chip are areas intended for
device fabrication. Each such area has the design seen in the SEM image inset of the
figure. The area design has a few features: four crosses that are alignment markers
for the EBL, a number to designate which area it is, small dots spaced by 2.5 µm
creating a coordinate system and four gold lines terminating in each corner. The
gold lines extend to the macroscopic gold pads seen in the optical image.
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Figure 4.2: Optical image of 24 gap chip
and a SEM image of the gap design. The
brighter material in the corners of the
SEM image are gold contacts that extend
to the larger pads seen in the optical im-
age.
Wires were mechanically transferred
onto the device areas with a piece of fiber
cloth. The randomly distributed wires
were then imaged in SEM. The area pat-
tern described previously was used to de-
duce the location of the wires. A suit-
able wire was chosen and contact lay-
outs were drawn and exported into ex-
posure designs for EBL. The chip was
spin coated with electron sensitive resist
(PMMA 950 A5) and baked on a hot-
plate for 5 min at 180 ◦C. The resist
was exposed in an EBL system using 20
kV acceleration voltage with an aperture
of 20 µm. The resist was then developed
in a methyl isobutyl ketone (MIBK):IPA
mixture for 40 s and cleaned in IPA before it was blow dried with N2. The cleaning
in IPA is to remove any MIBK residues that would further develop the resist. 25 s
of oxygen plasma was subsequently used to remove unwanted resist.
Figure 4.3: Optical image of 10 gap chip
and a SEM image of the gap design. The
brighter material in the corners of the
SEM image are gold contacts that extend
to the larger pads seen in the optical im-
age.
Prior to thermal evaporation of con-
tact metals, the chip was etched. The
etch removes native oxides that form at
semiconductor surfaces exposed to oxy-
gen. The native oxides are unwanted as
they prohibit good electrical contact to
the semiconductor. Two different etch
mixtures were used, HCl:H2O in an 1:20
mix or HCl:IPA in an 1:30 mix. The
etch times were varied in order to opti-
mize yield of functioning devices, further
discussed in chapter 5.2. A blanket layer
of contact metals was then deposited, 75
nm Au on top of 25 nm Ni. The resist
was then dissolved in acetone on a hot
plate (60 ◦C), rinsed in IPA and blow
dried with N2 to complete the lift off pro-
cess.
The devices with heaters for thermoelectric measurements required additional
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process steps and a different chip design. The different chip design is necessary since
the heater demands two extra contacts. To accommodate for this, a chip with 12
connections on each device area was used, seen in Fig.4.3.
A HfO2 layer was added with atomic layer deposition (ALD) in order to elec-
trically separate the heater from the already established metal lines. 100 cycles of
100 cycles of Tetrakis(dimethylamido)-hafnium (TDMA-Hf) and water was used to
form a roughly 10 nm thick oxide layer. As the oxide layer is conformal, it covers
the device area contacts. In order to allow the heater to be connected, holes were
opened in the oxide with focused ion beam milling (FIB). Another iteration of the
lift off process was then performed to establish the heater structure.
4.2 Measurements
Three types of electrical characterization of nanowires were performed. Generally, a
measurement consists of a variation in one parameter whilst detecting a change in
another. In the first type of measurement, the source-drain current was investigated
as a function of gate voltages. The setup for this measurement is illustrated in Fig.4.4
for a side gate device.
There are four variable potentials in the setup, the source-drain voltage and three
gate biases. The potentials were supplied by a Stanford Research Systems Model
SR830 with a voltage range from −10 to 10 V in DC mode. For larger voltages a
Yokogawa GS200 or a Keithley 2636B were used. The current was passed through
a Stanford Research Instruments Model SR570 Low-Noise Current Amplifier before
detected by an HP 34401A Multimeter. As currents were from pA up to a few
hundred nA, the amplifier was set to 200 nA/V or lower.
Devices were tested in two different measurement stations. The measurement
stations differ in their capabilities and reliability. Initially, a Janis Cryogenic Probe
Station with tungsten tips was used. The station has a He cryostat that can reach
temperatures of 6 K at vacuum. A probe station is advantageous as the connections
are maneuverable; all devices on a chip can be tested without unloading. However,
problems with consistency of connections and ruined devices prompted a change to
wire bonding on carrier packages. The carrier allows sixteen connections at a time,
not enough to bond all devices on a chip. In addition, the measurement station for
carrier packages did not have built-in means to reach lower temperatures, the chip
was submerged in liquid He instead. The carrier method proved more reliable, in
effect trading flexibility in the probe station for consistency.
The instruments were controlled with a computer via general purpose interface
bus (GPIB) connections. A custom built LabVIEW program was used to automate
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Figure 4.4: Colored SEM image of a device with a three gate geometry. Four voltage
sources are connected to the device through a switch box which can ground the leads.
Vsd is the source drain voltage, Vg the back gate, VSG1 side gate one and VSG2 side
gate two.
measurements and save the recorded data. Post processing of data was done with
a python script. The script was dependent on the standard packages numpy and
matplotlib for calculations and drawing figures, respectively. The described method
of data collection and manipulation was also used in thermoelectric and four point
measurements.
4.2.1 Thermoelectric measurements
The setup for thermoelectric measurements is seen in Fig.4.5 a). This was used to
detect how the thermovoltage and current depended on the gate potentials. The
only change to the previous setup is the addition of a voltage source and a current
limiting resistor for the heater. As the heater sits on HfO2, a high dielectric constant
material, it forms an effective gate towards the wire. The intended purpose of the
heater is to affect the wire via a temperature gradient, not as a gate. To mitigate the
gating, the heater bias was supplied via an AC source set to 91 Hz. The frequency
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was chosen as to not coincide with the sampling rate of the ammeter.
Figure 4.5: a) Falsely colored SEM image of heater device and the measurement
setup for thermoelectric measurements. The dark irregular shapes are contaminants
that were deposited post measurements. b) Source drain sweep to measure thermo-
voltage and current.
The thermovoltage produced by a temperature gradient is the open circuit voltage
over the wire. Open circuit measurements requires high impedance instruments and
can be unreliable for wires with high resistance. In order to increase the reliability
of the collected data, the open circuit voltage was deduced from source-drain voltage
sweeps. An example is seen in Fig.4.5 b) for an InAs wire at room temperature with
a heating current of 5 mA. An advantage of this type of thermoelectric measurement
is that both the thermovoltage and the thermocurrent are detected at the same time.
4.2.2 Four point probe measurements
Four point measurements to determine contact resistance were performed with the
setup seen in Fig.4.6. The setup is used in two ways. First, a current is induced
in the wire by an applied bias between the outer electrodes (VO). While there is a
current, the voltage drop over the inner electrodes is measured. The resistance of the
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wire in-between the inner electrodes is calculated. The measurement is repeated for a
continuous set of VO to get an average resistance. In the second type of measurement,
a normal current voltage sweep is performed for the inner electrode pair to get the
total resistance. The total resistance should equal the wire resistance plus two contact
resistances. Since the wire resistance is known from the first part of the experiment,
the contact resistance can be calculated.
Figure 4.6: Setup for four point measurement to determine contact resistance. The
setup is used in two configurations. In the first configuration, voltage is measured
over the inner electrodes as a bias is applied between the outer ones. In the second
configuration, the current is measured as a function of applied bias between the inner
electrodes. Note that the outer electrodes are floating in the second configuration.
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Chapter 5
Results & Discussion
The majority of data collected was used to troubleshoot problems in the fabrication
process. In order to understand the motivation behind the steps taken in the project,
the data is presented in the order that it was obtained. Each step is examined and
possible solutions to the problems are suggested.
5.1 Core/Shell wires
An example of a core/shell wire’s response to side and back gates is seen in Fig.5.1. In
a) three regimes can be distinguished. At negative gate values there is current with
a negative transconductance (gm = dI/dVg) which reaches a minimum at around
5 V, after which the current starts to rise with an overall positive gm. A scenario
suggested by Ganjipour et al. [3], who looked at similar nanowire systems, is that
transport shifts from holes located in the core to electrons in the shell as the back
gate transfers from negative to positive values.
The shift in majority carriers is consistent with the band structure view of the
InAs/GaSb interface presented in Fig.2.1. The relative Fermi level goes from below
the GaSb valence band for negative gate biases to above the conduction band of InAs
for positive gate values. In a bulk interface one would expect an overlap between
the two bands and a region where holes in GaSb and electrons in InAs contributes
to transport simultaneously. However, here there is a drop in conductance between
the two branches which can be attributed to a small effective band gap caused by
confinement in the InAs shell [3].
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Figure 5.1: Gate response in a core/shell device. a) Source-Drain conductance as a
function of back gate voltage (Vg). The wire shows ambipolar transport characteris-
tics, indicating a shift from hole to electron dominated transport. b) Source-Drain
current as a function of the two side gates with the back placed at a conductance
minimum. The triangle and square indicate areas that are symmetrical to each other
in side gate configuration but differ in conductance, the dashed lines indicate the line
cuts seen in c).
The two dimensional map of current seen in Fig.5.1 b) shows how the wire re-
sponds to changes in the voltages applied to the two side gates. The back gate is
placed at the conductance minimum in Fig.5.1 a), as that is where the comparatively
small signs of e-h interactions could potentially be observed. When compared to the
back gate measurement, one can deduce that the quadrant where both side gates are
negative correspond to the p branch. A similar argument is applied to the upper
right quadrant for the n branch.
An interesting area of the map is the part with lower conductance that is marked
with a triangle. There is some modulation in the extent of the conductance minimum,
seen as white in Fig.5.1 b). This could be due to shifting of bands by the side gates
that result in modulation of the effective band gap, further discussed in the next
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section. This is further illustrated by the two line cuts in Fig.5.1 c), where there is
a drop in conductance two orders of magnitude larger for the square line than for
the triangle marked one. The area of interest was further studied in a prolonged
measurement in which the wire in the device broke. Wire breakage was consistent
throughout the core/shell devices.
The two side gates do not affect the wire in the same way. This is evident since
the map is not symmetrical with respect to the diagonal stretching from the lower
left corner to the upper right. This could be explained by a difference in how far
the side gates are situated from the wire on respective side. The wire could also be
asymmetrical, in shape or electrical defects. The combined effect is a difference in
capacitive coupling to the wire for the two gates.
In conjunction with the breakage of core/shell devices came the possibility to
switch to the wires with side-grown WZ GaSb. The parallel wires are more suited
to the type of measurements performed here as they are not symmetrical and the
influence of the side gates could potentially be clearer. In addition, as described in
chapter 3.2, parallel WZ InAs and GaSb was a novel system with several unknown
properties. The core/shell wires were therefore abandoned in favor of the side-growth
wires.
5.2 Side-growth
The response to back and side gates of a GaSb side-growth wire device is seen in
Fig.5.2 a), where the current is examined as a function of back gate for three different
side gate configurations. The side gate configurations are named after how they affect
the wire conductance. In enhanced mode the side gates are biased to increase the
amount of majority carriers in respective side of the wire, for this device it means
that VSG1 is negative and VSG2 positive. The suppressed mode has the opposite
arrangement to enhanced. In normal mode the extra gates are grounded.
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Figure 5.2: a) Current as a function of back gate (Vg) under three different side gate
configurations. The inset displays how the side gates are situated with respect to the
wire. b) Simulations of the band structure for the three side gate bias configurations
done in COMSOL Multiphysics Semiconductor Module. The simulation assumes
room temperature material values and bulk band alignment. The shaded rectangle
in the cross section found in the inset shows the simulated area.
The ambipolar characteristic of the wire is similar to the core/shell system; there
are clear n- and p-branches with conductance minima in between. A similar argument
as for the core/shell wires can be made to interpret the transport as going from hole
dominated in the GaSb to electron dominated in the InAs as the back gate goes from
negative to positive. There is however a different effect from the side gates on this
system. This is likely because the system is antisymmetric around its center axis, in
contrast to the core/shell wires.
There is an elevation in the p branch conductivity when the side gates are polar-
ized to increase the majority carrier concentrations in either side. The opposite is
true for the suppressed mode. The disproportionate effect of the side gates on the n
and p branches could be because the GaSb is thinner than the InAs. It is easier to
control the conductance of a thinner channel through the field-effect. There could
also be a disparity in doping between the two sides. If the InAs is more n-doped
than the GaSb is p-doped, there are more electrons and positive space charges in the
InAS. The extra charges screens the gate potential and reduces the spatial extent
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of the gate influence. The higher conductance in the n branch can also be partially
attributed to higher mobility of electrons in InAs than holes in GaSb.
The qualitative band simulations in Fig.5.2 b) show how the bands shift with the
three side gate bias configurations. We limit the discussion to the valence band of
GaSb and conduction band of InAs as that is where most transport occurs. Note that
the transport along the wire is perpendicular to the figure. In suppressed mode, holes
in the valence band of GaSb and electrons in the conduction band of InAs are pushed
away from the their respective side gate, decreasing conductance. Additionally, the
bands are flatter on either side of the junction, which could reduce the extent of the
carrier gases. The ground and enhanced mode are similar, except close to the side
gates where band bending promotes carriers in the enhanced mode.
The conductance minima alter its location and size for the three side gate biasing
configurations in Fig.5.2 a). In the view that transport shifts from holes in GaSb
to electrons in InAs with a virtual band gap in-between, the shift in conductance
minima can be seen as a modulation of an effective band gap. The initial thought
was that the side gates induce quantum confinement in the suppressed mode, thereby
lifting the bottom subband in the InAs conduction band and lowering the highest
hole subband in the GaSb valence band. This is however not supported by the
band simulation, where quantum confinement is largest close to the junction in the
enhanced mode. The disparity between simulation and the hypothesis could also be
because of the choice of simulated area. The thin GaSb wings outside the shaded
rectangle of the cross section in Fig.5.2 b) were left out because the solver had
problems with heterojunctions in very thin sections. However, at these thin sections
there could be enough confinement to induce the required quantization.
The device which characteristics are shown in Fig.5.2 was an outlier in terms
of the p-branch. Most devices showed characteristics like the ones in Fig.5.3 a).
Device 1 has a strong n-branch but lacks a significant p-branch. An SEM image of
the device, seen in Fig.5.3 b), reveals that the GaSb has been etched away close to
the contacts. That it is the GaSb that has been attacked is evident from the slight
curvature of the wire, where GaSb sits on the convex side.
The etched GaSb explains the weak p- branch of the devices. Since the GaSb
is removed, the regions close to the electrodes are only InAs. The n-doped InAs
approaches depletion at negative back gate values. The depletion region creates a
barrier for transport between the GaSb and the electrodes. If no carriers can traverse
from the GaSb to the electrodes, no current is detected.
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Figure 5.3: Poor p-branch in GaSb side-growth wires as a result of excessive etching
of GaSb close to electrodes. a) Two devices with different etch processes. Device 1
received 10 s HCl:H2O (1:20) followed by a dip in H2O and rinse in IPA. For device
2 the H2O dip was removed. b) SEM image of device 1. Arrows indicate location of
GaSb etch. c) SEM image of device 2. In addition to excessive GaSb etch, the wire
has been dislodged.
The etch method was examined to increase the yield of functioning devices. The
pre-metalization etch used for device 1 was 10 s HCl:H2O (1:20) followed by a dip in
DI H2O and a rinse in IPA. The HCl:H2O mixture is standard for removal of InAs
native oxides and the DI water dip is used to dilute remaining acid that can then be
removed by the IPA. After some research it was found that water can aggressively
attack GaSb [44].
In an attempt to reduce the amount of time in contact with water, the H2O dip
was removed from the etch. An SEM image of the result is seen in Fig.5.3 c), which
corresponds to curve 2 in a). As is evident from the picture, the removal of the
H2O dip did not produce satisfactory results. In addition to the GaSb etch, the wire
has been dislodged on the left side. The dislodgement has most likely occurred post
metalization as the wire is shifted with respect to the metal ridge.
In order to completely remove water from the process, the HCl:H2O etch was
replaced by HCl:IPA. Lu et al. [44] showed that the alcohol based mixture etches
the native oxides of GaSb, but not GaSb itself. The method was tested on GaSb
side-growth wires for three successive etch times: 20 s, 35 s and 2 min. As seen in
the SEM images of Fig.5.4, the wires did not experience the GaSb etch close to the
electrodes.
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Figure 5.4: Visual and electrical results from tests with HCl:IPA etched wires. a)
Back gate response for four devices, three of which received the new etch and a
reference device from one of the samples that used the HCl:H2O etch.
However, the visual improvement of the wires did not translate to the electrical
characteristics, as seen in Fig.5.4 a). The reference sample that received the old
etch recipe has higher conductance than all three of the alcohol based ones. The loss
off conductivity could be due to higher contact resistance as a result of incomplete
oxide etch. Therefore, the effectiveness of the new etch on InAs’s native oxides was
questioned.
Four point probe measurements showed that the HCl:IPA etch works on InAs. It
was ascertained by a comparison between two pure InAs wire samples with ZB crystal
structure. One sample received the alcohol based etch for 2 min whilst the other
underwent the traditional HCl:H2O procedure. Neither of the samples displayed any
significant contact resistance.
The disparity in conductance between the two etch methods could also be caused
by the thin GaSb shell that surrounds the side-growth wire. The HCl:IPA etch is
claimed to be self-limited; it should not attack pure GaSb [44]. If that is the case,
there is a thin GaSb shell at the electrodes. However, this shell is likely removed in
the HCl:H2O process, so that the electrodes are in direct connection with the InAs.
It has been shown that an electrode/InAs/GaSb system exhibit greater conductance
than an electrode/GaSb/InAs system [45]. Thus, the self-limitation of the alcohol
based etch could cause the degradation in performance.
The self-limited hypothesis could also explain why there was no difference in
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contact resistance detected in the four point measurements. The ZB InAs wires has
no outer GaSb shell to stop the HCl:IPA etch. Based on these findings the water
based etch was used for thermoelectric devices. A higher conductance was favored
over a greater yield of functioning devices.
5.2.1 Thermoelectric results
Thermoelectric measurements performed on side-growth wires corroborated the shift
from hole to electron transport in the wires. The conductance and thermovoltage as
a function of back gate for the same device is seen in Fig.5.5 a) - c). For back gate
values below −5 V there is a limited amount of conductance seen in a). However, the
thermovoltage is negative which indicates that holes are dominating what transport
there is. Around −5 V there is a shift in the sign of the thermovoltage which suggests
that electrons take over as majority charge carriers. This is corroborated by the curve
in a), as a clear n branch develops for larger back gate values.
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Figure 5.5: Data from a thermoelectric device. a) Conductance as a function of
back gate bias with no heating. b) Conductance for three side gate configurations
with a heater current of 5 mA in amplitude. The three datasets are named after
how the side gates were configured, see Fig.5.2 for clarification. c) Thermovoltage
for the three configurations. d) Thermocurrent for the three configurations e) I-V
curves that were used to extract VTh at a back gate of −8 V in the grounded side
gate configuration. Note the change in conductance between the cold and hot curves.
Cold corresponds to no heater bias and hot 5 V. f) I-V curves for a back gate of 5
V. The two curves are parallel, in contrast to the low conductance regime. g) No
excessive GaSb etch observed in SEM image.
The conductance and thermovoltage alters between the three side gate bias con-
figurations. Between 0 and −10 V back gate, the enhanced mode exhibit higher
conductance but a lower thermovoltage, while the suppressed mode has lower con-
ductance with higher thermovoltage. In addition, |VTh| increases for all configura-
tions when the conductance and |ITh| decreases. This behaviour is explained by the
inverse relationship between Seebeck and conductance established by Mott’s relation
in eq.2.16.
The electrical conductance was altered by the the temperature gradient in low
conductance situations. This is seen in Fig.5.5 e), where the flat line is an I-V
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measurement without heating. The increase in conductance for the heated I-V is
most likely due to carriers gaining enough thermal energy to overcome a barrier in
the system. In contrast, at a high conductance situation as the one seen in f), the
conductance does not change between the hot and cold I-V curves.
The interpretation of a majority carrier change around−5 V is complicated by the
complex nature of the system. The Seebeck coefficient in a combined system, where
both electrons and holes contribute significantly to transport, is given by eq.2.14
α =
Geαe +Ghαh
Ge +Gh
where α = −VTh∆T . The sign of the total Seebeck coefficient determines the
sign of the thermovoltage detected. Since Ge and Gh are positive and αe < 0, the
sign of α is given by
sgn(α) =
{
+1, |Geαe| < |Ghαh|
−1, |Geαe| > |Ghαh|
If Geαe = Ghαh, the total Seebeck coefficient would give the majority charge
carrier in the system. However, this is not fulfilled in the side-growth wire system.
Let Ghαh refer to holes in GaSb and Geαe to electrons in InAs. The conductance
depends in part on the mobility and carrier concentration. Electrons in InAs has
higher mobility than holes in GaSb [15, 19]. In contrast, the carrier concentration
of holes in the valence band of GaSb is higher than the concentration of electrons
in the conduction band of InAs. Which conductance is greater at a back gate of −5
V is hard to tell. It suffices to know that the thermovoltage is not a clear indicator
of majority carrier type in this heterostructure at these conditions. However, in this
case it provided a means to detect hole transport in a situation where traditional
transport measurements gave a very weak signal.
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Chapter 6
Conclusions & Outlook
In addition to the ambipolarity of InAs/GaSb nanowires, the system shows interest-
ing characteristics when additional gates are used to shift the relative band structure
within respective material. The formation and modulation of a virtual band gap
is speculated to arise from quantum confinement. Further studies to test the hy-
pothesis could be to do photoluminescence (PL) measurements under different side
gates biases to get an estimate of the band gap energies. However, detection of the
emitted light from PL measurements might be difficult due to the very low energies
involved. Another future prospect is to use an AFM tip as a very selective gate to
probe localized transport properties.
Thermoelectric measurements corroborated the majority carrier change as a func-
tion of back gate. These measurements gave insight into the carrier population when
the electrical signal was weak. The effect of the different side gate configurations
seems to confirm the Mott relation where the magnitude of the thermovoltage in-
creases when the electrical conductivity decreases, given that the temperature dif-
ferential over the system is equal for all cases. It would be interesting to perform
more precise thermoelectric measurements for more side gate configurations to see
if any fine structure can be revealed. With very fine measurements one could de-
tect whether the gap stems from hybridization of electron and hole states or is a
traditional gap [4].
The novel side-growth wire system is in itself worth further study. Measurements
to map out the characteristics of WZ GaSb could be done by selectively etching away
the InAs. One can also grow a thin InAs outer shell around the wire to improve its
conductivity and minimize the risk of aggressive GaSb etching. Additionally, the
system could be used to form parallel quantum dots, one in each material. Such dots
can be realized by spacing the electrodes closer together. Alternatively, the crystal
33
structure could be altered in sections to form barriers in the axial direction, as has
been done in core/shell wires [11]. Parallel quantum dots would enable further study
of electron and hole interaction on the single carrier scale.
Another application of the system could be to insert a spacer layer between the
semiconductors to form a thermocouple. This could be realized by a shell layer of
AlAsSb which has a higher band gap and straddles both of the other materials. The
small thermocouple could be used to transport heat from temperature sensitive areas,
such as processors in integrated circuits. They could also be used to heat specific
areas of interest, for example to perform thermoelectric measurements.
The proposed future applications for the InAs - GaSb system has potential bene-
fits to society. Small thermocouples and CMOS technology based on these materials
could enable further scaling of integrated circuitry which would increase the com-
putational power that can be attained. This could enable a continuation of the
IT- revolution that is responsible for much of the societal structure we see today in
Sweden; we have shifted from manufacturing of goods to a service based economy.
However, when compared to Si, both InAs and GaSb are expensive and rare on earth.
This makes them unlikely candidates to replace Si on a larger scale, but could still
be used in critical areas in small quantities.
Fundamental research into the material system is also important. Most scientific
discoveries start with a quest for knowledge, not application. If one does not allow
pursuit of research into areas where there is not a direct application at hand, we
decrease our chances to make new observations and develop theory. The quest for
deeper knowledge in any field should be encouraged, so that we can gain an edge
against the impending challenges we face as humanity.
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